Sharp AL-1651CS Benutzerhandbuch

Seite 115

Advertising
background image

AL-1651CS CIRCUIT DIAGRAM 13 - 2

C5

100p

1

2

C13

0.1u

1

2

C14

0.1u

1

2

C10

0.1u

1

2

C6

100p

1

2

C8

10u/16V

1

2

+

C11

0.1u

1

2

C9

0.1u

1

2

C12

0.1u

1

2

BR12

10kJ

1

2

3

4

8

7

6

5

L1
ZJSR5101-223

1

2

3

BR13

10kJ

1
2
3
4

8
7
6
5

BR7

10kJ

1
2
3
4

8
7
6
5

BR15

10kJ

1

2

3

4

8

7

6

5

BR9

10kJ

1
2
3
4

8
7
6
5

BR5

10kJ

1
2
3
4

8
7
6
5

BR11

10kJ

1

2

3

4

8

7

6

5

BR14
33J

1
2
3
4

8
7
6
5

BR19
33J

1
2
3
4

8
7
6
5

BR16
33J

1
2
3
4

8
7
6
5

BR17
33J

1
2
3
4

8
7
6
5

C7
0.1u

1

2

R14
10kJ

21

R17
OPEN

21

BR18

10kJ

1

2

3

4

8

7

6

5

R16

1kJ

2

1

R15

1kJ

2

1

H8S/2321

P35/SCK1

64

P34/SCK0

63

P33/RxD1

62

P32/RxD0

61

P31/TxD1

60

P30/TxD0

59

VCC

58

PD7/D15

57

PD6/D14

56

PD5/D13

55

PD4/D12

54

Vss

53

PD3/D11

52

PD2/D10

51

PD1/D9

50

PD0/D8

49

PE7/D7

48

PE6/D6

47

PE5/D5

46

PE4/D4

45

Vss

44

PE3/D3

43

PE2/D2

42

PE1/D1

41

PE0/D0

40

VCC

39

P64/

IRQ0

38

Vss

65

IC3

24WC02

E0

1

E1

2

E2

3

VSS

4

SDA

5

SCL

6

WC

7

VCC

8

BR8

10kJ

1
2
3
4

8
7
6
5

BR10

10kJ

1
2
3
4

8
7
6
5

BR3

10kJ

1
2
3
4

8
7
6
5

BR4

10kJ

1
2
3
4

8
7
6
5

BR1

10kJ

1
2
3
4

8
7
6
5

BR6

10kJ

1
2
3
4

8
7
6
5

BR94

10kJ

1
2
3
4

8
7
6
5

BR2

10kJ

1
2
3
4

8
7
6
5

C385

OPEN

1

2

R331
33J

2

1

CPUCLK(NC)

SPFMT1

(FW)

mt_at_home

LWR

/CS0#

/CS2#

CPU_SYNC

/CS1#

SCL

TxD1

SPFMT0

/SCANSP

(SPPD)

/TRANSST

CCD_TG

SDA

(PSW)

SPFMT3

ARB_INT

/SCANST

SPFMT2

HWR

RD

A20

(SPPD)

MT_HOME

CPU_SYNC

(PSW)

CCD_TG

(FW)

ARB_INT

POFF

SCL

/CS3#

TXD1

A20

(SIN3)

(SIN2)

(SIN1)

(KEYIN)

SDA

SCL
SDA

DMT3

/WDTOVF

D14

/CS4#

POFF

D8

D5

RY/BY

D1
D0

DMT0

D1

D15

D7

D11

D3

D0

D12

D11

RESETOUT1

D13

D8

D3

/CS4#

D10

D4

D7

D5

DMT1

RY/BY

D9

DMT2

D6

D2

D9

D14

D6

D4

D10

/STBY

/PRINTST

D12

D15

D2

D13

/ESC_RDY
/ESS_RDY
ES_CMD
ESS_TS

DMT3

DMT0

DMT2

DMT1

NMI

CPU3.3

CPU3.3

VCC3

VCC3

VCC3

VCC3

VCC3

A[19..0]

mt_at_home

RY/BY

(PSW)

CCD_TG

CPU_SYNC

ARB_INT

D[15..0]

(SPPD)

(FW)

SDA1

SCL

POFF

DMT2

LCDDB7

LCDDB6

DMT1

DMT0

TxD1

LCDRS

LCDE

LCDDB5
LCDDB4

DMT3

/CS4

BZR

(2-A1) (3-A3)

(2-B1)
(4-D4)

(14-C3)

(7-E1)

(2-B1)

(2-A4)

(7-E1)

(2-A1)

(6-D4)
(6-D4)
(6-D4)
(6-D4)

(5-B1)

(3-B2)

(14-D3)

(13-C2)

(3-A1)

(4-A2)

(4-A1)

(4-B1)

(11-B2)

(4-C3)

(4-C1)
(4-C1)

Serial EE-PROM

(4-C1)

(4-C1)

(4-C1)
(4-C1)

(13-B2)

(8-A2)

C

D

E

C

D

E

4

3

2

1

1/14

Advertising